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ABSTRACT
IlL logic gates were fabricated using a two
diffusion, four mask process. The functioning of
NOR and OR gates were evaluated, and suggestions for
improving the process are given.
I NTRODUCT ION
The IlL design evolved by shrinking direct-coupled
transistor logic (DCTL) shown in Figure la. The
emitter-grounded output transistor pair was replaced by a
single multi-collector vertical npn transistor. A lateral pnp
transistor was used as the current injector source, and
replaces the diffused resistor of the DCTL gate by also acting
as an active load. As a result, no large space consuming
resistors are required on the chip for either the source or
load function. Thus the DCTL gate shown in Figure la has been
reduced to a single IlL transistor pair as shown in Figure lb.
Figure 1: (a)DCTL Inverter (b)IIL equivalent Inverter
The end result of these modifications was to reduce the
size of the logic gate down so that it takes up less real
estate on the chip. Furthermore, the base of the npn and the
collector of the pnp share a lip” diffusion, and the base of
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the pnp and the emitter of the npn share a “n” diffusion as
shown in Figure 2. This shar~n~ of comon regions between two
transistors Is called “merging” and further enhances the
conservation of silicon area on the chip. Consequently, this
makes IlL desireable for MSI and LSI applications. Other
advantages of using IlL are that only four masks are required
(two diffusions, contact, and metal) and there is no need for
Isolation or ion implantation which simplifies the processing.
I~~tor
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Figure 2: Cross-section of IlL. Inverter.
Although IlL has many advantages, there are a few
tradeoffs. First of all, In order for the “merged” design to
work the npn vertical transistor must operate in the reverse
or “up” mode. In other words, the collector acts as the
emitter and the emitter acts as the collector. This concept
is shown in Figures 3a and 3b~ For normal operation, the
current flow lines are downward as shown In Figure 3a, whereas
the current flow lines are upward for reverse operation as




Since the collector Is the substrate for normal operation,
then the collecting area Is very large with respect to the
base area and most of the current from ttie emitter gets
collected and high gains are easy to achieve. In contrast,





(a)normal operation, (b)reverse operation
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Figure 4: NOR/OR gate schematic Figure 5: NOR/OR gate ICE layout
With a high input signal on A and B (A,B>SOOmv), current
is Injected from Qi and Q3 into the base of Q2 and Q4 which
are consequently driven into saturation. The voltage at the
output of Q2 and Q4 is VCE sat, which corresponds to a low
signal of approximately lOOmv. Thus the NOR function has been
realized. This low Input of VCE sat is then the input to the
next gate, Q6. Therefore, Q6 is off and the output of Q6 is
pulled up to the lv supply via the 10K pullup resistor, and
the OR function is demonstrated.
emitter is the substrate, so a large portion of the substrate
current recombines In the base and is not collected.
Therefore the reverse gain is considerably reduced.
Furthermore, the gain is also proportional to the ratio of the
emitter doping (Ne) to the base doping (Nb), as shown in
Equation 1.
(1)
Since we are using the substrate as the emitter, and it
is lightly doped at about 2.OE+15 then the reverse gain is
reduced even further. A reverse gain of at least one is
needed in order for IlL to be used in LSI applications where a
large number of gates will be chained together. If the gain
is less than one, then the small signal gain of the chain will
be degraded with each stage until it cannot be distiguished
from the background noise.
This project involved the testing of the NOR/OR gate





However, if the input signal for A and B is low, then Q2
and Q4 are off, and current is injected from Q5 into the base
of Q6; saturating it. Now the output of Q2 and Q4 are at VBE
sat of Q6. This corresponds to a high signal of 750mv for the
NOR gate. Since Q6 is saturated then the otput of Q6 is VCE
sat or lOOmv, which is the low logic level for the OR gate.
Thus the internal logic swing of the circuit from high to low
is 650mv.
EXPERIMENT
The simple IlL logic gates decribed above, were
fabricated and tested for proper functioning using a probe
card setup. The NOR/OR gate shown In Figure 5 was tested to
verify the operation of a IlL circuit. The circuit was tested
using a I.5V pulse at a frequency of 5KHz applied to inputs A
and B, Vinj=5V, Rinj=1K, Vp=1V, and Rp=IOK. A Tektronix 2430A
digital oscilloscope, and HC100 color plotter were used to
obtain plots of the input and output waveforms. The forward
and reverse beta’s of the npn vertical transistor were also
investigated using the HP 4145A Parameter Analyzer.
RESULTS/DISCUSSION
The NOR and OR logic functions are verified by the plots
in Figures 6 and 7. In Figure 6, the input signal for A and B
is shown and the output of the NOR gate is plotted below it.
When the inputs are low the NOR gate is at a high logic level
of 750mv, and when the inputs switch high the NOR gate drops
to a low logic level of l5Omv. Thus the NOR gate functions as
predicted by theory. The logic swing for the NOR gate is
600mv which is comparable to the predicted swing of 650mv.
The internal switching times for the NOR gate were about
I2Ons. Figure 7 shows the input and output waveforms for the
OR gate. When the inputs are low the output is low, and when
the inputs switch high, the OR gate is pulled up to the lv
supply, and the OR function is verified. Note that the rise
time for the OR gate was 4us and is much greater than the fall
time of l2Ons. The rise time is longer, since the 10K
resistor limits the speed at which charge can be removed from
Q6, whereas the fall time is shorter due to the stauration of
transistor Q6 which pulls the output down. In order to reduce
the rise time, an active pullup could be used in place of the
10K resitor.
The forward and reverse gain of the npn transistor was
obtained from the plots in figures 8 and 9. The forward gain
was 34 and the reverse gain was only 0.07. For the process
used, the predicted reverse gain was 0.046, using the values
shown below.
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Figure 6: NOR gate function
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WI—B NPN(12L) 9F(34)
Figure 8: NPN forward beta
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Wi—B NPN 9R(.D70)
Figure 9: NPN reverse beta
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Even though the gain was low, the circuit still functioned
properly since we were dealing with simple logic gates.
Also, reccomendationS made by Mark Graboskyl4) have shown
to be instrumental in obtaining working circuits. He
suggested to use a large N+ emitter diffusion to surround the
circuit, and make contact with the substrate. This helped to
reduce the emitter resistance, and any lateral hole diffusion.
As a result, the logic swings were not affected. This
diffusion is the cross-hatched region shown in the layout of
Figure 5.
CONCLUSIONS
The results show that functioning IlL circuits can be
made at RIT. Although the circuits were simple logic gates,
more complicated designs can be made if the reverse gain is
increased. One way of doing this is to start with an N+
substrate and grow an N- epitaxial layer on top of It for
fabricating the circuit, as shown in Figure 10. Note, wafers
such as these can be purchased from companies like Spire or
Eaton.
Figure 10: Improved IlL structure.
The N+ substrate will now act as the emitter, and its
doping can be used in equation 1 to calculate the gain.
Substituting a value of 5.0E18 for the emitter doping results
in a reverse gain of 2.45 which is greater than one.
‘I?
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Other ways of increasing the reverse gain are to maximize
the ratio of collector area to the base area, and to minimize
the base width.
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